AI Solution Architect II

HCL America Inc.
New York, NY, United States
3 months ago
Apply on indeed.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Compensation
$290,000.0
Working hours
Regular working hours
Job source

Tech stack

Capability Maturity Model Integration Software Debugging Electronic Design Automation Cadence Virtuoso Schematic Capture Test Scripts

Job description

This role focuses on supporting and enhancing standard cell circuit design activities within the semiconductor development process. The individual is responsible for maintaining, troubleshooting, and improving existing circuit features and delivering quality solutions for assigned tasks. They contribute to technical documentation and assist in gathering requirements, ensuring timely and accurate outputs in line with project objectives. Key Responsibilities

  1. Maintain and update standard cell libraries using EDA tools such as Cadence Virtuoso, ensuring compliance with process technology specifications and resolving functionality issues.
  2. Troubleshoot and debug circuit-level challenges in STD-cell designs using simulation tools like Spectre and HSPICE, supporting enhancement and bug-fix requests.
  3. Support enhancement and minor feature development by implementing design modifications through schematic and layout editing in accordance with client or team requirements.
  4. Participate in peer code and schematic reviews, providing technical inputs based on foundational knowledge of CMOS circuit design and design-for-manufacturability.
  5. Prepare and update technical documentation, including design specifications and test reports, to facilitate CMMi compliance and meet client deliverable standards.
  6. Collaborate within the design team to collect requirements and clarify technical queries related to standard cell development and validation.

Requirements

Do you have experience in Technical writing within technology?, 1. Strong understanding of STD-Cell circuit design fundamentals, including CMOS logic gates and standard cell architectures.

  1. Experience with EDA tools such as Cadence Virtuoso, Spectre, and HSPICE for schematic capture, simulation, and layout editing.
  2. Good familiarity with semiconductor process technologies and design rules.
  3. Ability to prepare technical documentation and specifications for design flows.
  4. Experience in troubleshooting circuit performance issues using simulation and debug tools. Other Requirements

  5. Optional but valuable: Cadence Certified Design Engineer (CCDE) or equivalent EDA certification.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on indeed.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:08 min

Understanding the role of trees and functional rules

Stanimira Vlaeva · LIVE

1:31 min

Managing self-healed test scripts safely within continuous integration

Andrei Nutas Andrei Nutas · World Congress 2026 Europe

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

2:04 min

Evaluating non-deterministic AI models with offline testing

Julia Kasper · Coffee With Developers

2:48 min

Daily responsibilities and alignment practices for technical engineering leadership

Edoardo Dusi · LIVE

2:03 min

Limitations of manual testing in continuous delivery

Evelyn Haslinger · LIVE

Videos

See all

Related articles

See all