RTL Design Engineer

Intel Corporation
Santa Clara, CA, United States
3 months ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience required
1 year minimum
Compensation
$105,650.0 - $200,340.0
Working hours
Regular working hours
Job source

Tech stack

Computer Engineering Logic Synthesis of Circuits Microprocessors Perl (Programming Language) Formal Verification Python (Programming Language) Oracle Virtual Machine Perforce SystemVerilog Tcl (Programming Language) Verilog VHSIC Hardware Description Language (VHDL)
+4 more
ModelSim Git Physical Design Software Version Control

Job description

Develops the logic design, register transfer level (RTL) coding, and simulation for a CPU required to generate cell libraries, functional units, and the CPU IP block for integration in full chip designs. Participates actively in the definition of architecture and microarchitecture features of the CPU being designed. Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals as well as design integrity for physical implementation. Reviews the verification plan and implementation to ensure design features are verified correctly and resolves and implements corrective measures for failing RTL tests to ensure correctness of features. Documents micro architectural specs (MAS) of the CPU features being designed. Supports SoC customers to ensure highquality integration of the CPU block.

Requirements

Minimum Qualifications * The candidate must have a Bachelor’s Degree in Electrical or Computer Engineering or any STEM related education with at least 2+ years of experience -OR- Master’s Degree in Electrical or Computer Engineering * At least 1+ years of coursework or experience in the following areas: o Basic Logic Design o Microprocessors o Computer Architecture o Digital design and RTL coding o Verilog/SystemVerilog and/or VHDL o Synthesis tools (Design Compiler, Genus) o Scripting languages (Python, Perl, TCL)

Preferred Qualifications * Experience with advanced verification methodologies (UVM, OVM) * Knowledge of low-power design techniques * Understanding of physical design constraints and timing closure * Experience with version control systems (Git, Perforce) * Experience with simulation tools (ModelSim, VCS, Xcelium)

Benefits & conditions

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel (https://intel.wd1.myworkdayjobs.com/External/page/1025c144664a100150b4b1665c750003) .

Annual Salary Range for jobs which could be performed in the US: $105,650.00-200,340.00 USD

About the company

Silicon and Platform Engineering Group (SPE): Deliver breakthrough silicon and platform solutions that deliver industry-leading products today while also defining the next generation of computing experiences.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on nexxt.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

6:21 min

Investigating push inefficiencies with upstream Git experts

Jonathan Creamer · Coffee With Developers

59 sec

State of the art in software verification

Onur Kasimlar Onur Kasimlar · WWC 2025

56 sec

Favorite git commands and the importance of patch commits

Eileen Uchitelle Eileen Uchitelle +1 · Coffee With Developers

1:53 min

Entering software development through retro computing platforms

Alex Soto Alex Soto · LIVE

4:18 min

Prioritizing communication and structural awareness over strict tool mastery

Liam Hurrel +1 · WWC 2021

7:27 min

How Git architecture fundamentally exposes historical code secrets

Dwayne Mcdaniel · LIVE

Videos

See all

Related articles

See all