MTS Digital Engineering

Rambus Inc.
Morrisville, NC, United States
3 months ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Starter
Experience required
0 years minimum
Compensation
$58,000.0 - $108,000.0
Working hours
Regular working hours
Job source

Tech stack

Very-Large-Scale Integration Computer Engineering Software Debugging Desktop Publishing Perl (Programming Language) Python (Programming Language) Machine Learning Static Timing Analysis SystemVerilog Verilog State Machines Physical Design

Job description

As a New College Graduate Design Engineer, the full-time position candidate will be responsible for specifying, architecting, implementing, and simulating RTL components. The individual will work closely with specification developers, digital & analog designers, and physical design teams to realize efficient and highest performance designs. The position is for DDR5 and DDR6 enterprise-class memory interface products to grow the Memory Interface Chip Business Unit. Rambus offers a flexible work environment, embracing a hybrid approach for most office-based roles. Employees are encouraged to spend an average of at least three days per week onsite, allowing for two days of remote work. Responsibilities

  • Develop system Verilog RTL IP, logic, and state machines for next generation products
  • Perform block level design integration and block level simulations to qualify behavior
  • Document design implementation with descriptions and functional diagrams
  • Estimate and track power, performance, area (PPA) tradeoffs for RTL designs
  • Collaborate with design team members individually and in group meetings to track status and ensure design implementation achieves desired outcomes
  • Review and improve Static Timing Analysis (STA) results
  • Creating Verilog functional models to be used in simulations
  • Work closely with verification team to debug verification results
  • Support validation team during chip power-on and debug efforts
  • Perform design quality checks with CDC/RDC/LINT tools

Requirements

  • BS in Electrical Engineering with 2-3 years experience, or MS in Electrical Engineering or Computer Engineering with 0-1 year of experience
  • Coursework: Digital Integrated Circuits, Advanced VLSI Systems, Advanced Computer Architecture, Embedded Systems, Design and Analysis of Algorithms, Fundamentals of Machine Learning
  • Background in Digital RTL design including standard LEC, CDC, Lint, DFT, BIST, STA tools
  • High aptitude with Verilog and SystemVerilog
  • Ability to document design techniques, test, and verification methodology.
  • Python/perl script development
  • Interface with debug, test, product, and reliability engineers for product qualification

About the company

Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow’s systems. Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program, and gym membership. The US salary range for this full-time position is $58,000 to $108,000. Our salary ranges are determined by role, level and location. The successful candidate’s starting pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. At Rambus, we are committed to fostering a workplace where every individual is respected, supported, and empowered to succeed. We value a range of perspectives and experiences that contribute to innovation and collaboration. Our goal is to ensure that all team members have equitable access to opportunities, resources, and a sense of belonging. We believe that a culture of fairness and inclusion helps us all do our best work. Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics. Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application., © 2026 Careerjet All rights reserved

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on careerjet.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

4:18 min

Under the hood of coroutines with state machines

Mikhail Maslo · WWC 2023

43 sec

Software engineering journey and local Manchester roots

Jonathan Tang · Coffee With Developers

4:09 min

Leveraging CSS for complex system logic and state machines

Chris Heilmann +3 · LIVE

3:51 min

Technical skills and collaborative mindsets for mobility engineering roles

Georg Kühberger +1 · LIVE

1:53 min

Entering software development through retro computing platforms

Alex Soto Alex Soto · LIVE

1:57 min

Introduction to state machines in conversational interfaces

Xavier Portilla Edo · LIVE

Videos

See all

Related articles

See all