SOC Platform Architect - IP Power

The infrastructure IP Team consists of a multi-disciplinary group involved in the definition and design of Platform infrastructure HW components such as Interconnect (NOC), System Cache, Memory controllers and System MMU that are implemented in all Qualcomm SoCs. This position primarily involves working with HW designer to gather power estimation of SOC Infra HW IPs, analyze the data, identify architectural and micro-architectural bugs/limitations and propose fixes and/or optimizations for the same. The ideal candidate should have a strong background in ASIC design and computer architecture while demonstrating good system level design/architecture understanding. The candidate will be required to co-ordinate with domain leads to ensure a robust infrastructure deployment plan based on product requirements. It requires understanding of HW architecture, HW-&-SW feature trade-off, and the complete silicon HW end-2-end design flow.

• Bachelor’s degree in Science, Engineering, or related field and 7+ years of ASIC design, verification, or related work experience., * Master’s degree in Science, Engineering, or related field and 5+ years of ASIC design, architecture, or related work experience., * Robust understanding of computer architecture
• Experience in system power architecture/design as well as exposure to power estimation flows.
• Basic understanding of end-end ASIC design flows
• Knowledge in SOC and Infrastructure IP (NOC, SMMU, Caches) HW architecture
• Exposure to some form of interconnect protocol
• Exposure to programming language for automation
• Ability to quickly react and adapt to changes
• Excellent communication skills

Preferred Qualification

• Exposure to Quality of Service, Clocks, Power management, Security and Debug architectures and their respective software interfaces
• Good knowledge in industry standard Interconnect Protocol and IO Devices Protocol
• Understanding of HW-SW interfaces and firmware
• Experience in post-silicon flows and debugs, * Bachelor’s degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience., Master’s degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience. OR PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits : $140,000.00 - $210,000.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer - and you can review more details about our US benefits at this link .

Qualcomm Technologies, Inc.