ASIC III - AMZ10291241

Work on the Physical Design aspects of the system-on-chip (SoC) delivery. Work with RTL/logic designers to drive architectural feasibility studies. Explore power performance-area tradeoffs for physical design closure at the block and Sub System level. Contribute to developing physical design methodologies & design flows. Drive physical design flow automation scripts using Tcl, Perl and/or Python. Carry the assigned block/partition physical implementation through synthesis, formal verification, floor planning, bus / pin planning, place and route, power/clock distribution, congestion analysis, timing closure, IR drop analysis, physical verification, ECO and sign-off. Work closely with third party design and fabrication services to deliver quality first pass silicon that meets all performance, power and area goals. Create push button flows for RTL2GDS. Establish a regression flow that is triggered by new RTL check-in. Create automation for distributing various runs to LSF grid and for viewing server CPU/Memory usage for Vendor license management and Usage. Define and develop signoff methodology and corresponding implementation solution for Static Timing Analysis (STA). Participate in full chip timing constraints development, full chip / Sub-System STA and Signoff for a complex, multi-clock, multi-voltage SoC. Streamline the timing signoff criterions, timing analysis methodologies and flows.

Master’s degree or foreign equivalent degree in Computer Science, Engineering, or a related field and five years of experience in the job offered or a related occupation. Employer will accept a Bachelor’s degree or foreign equivalent degree in Computer Science, Engineering, or a related field and seven years of progressive post-baccalaureate experience in the job offered or a related occupation as equivalent to the Master’s degree and five years of experience. Must have five years of experience with the following skill(s): (1) experience with Static Timing Analysis (STA) including definition and development of signoff methodology and corresponding implementation solutions; (2) creating physical design flow automation scripts using Tcl, Perl, or Python; (3) developing physical design methodologies and design flows; and (4) physical design of industry leading system-on-chip (SoC).#0000

40 hours / week, 8:00am-5:00pm, Salary Range: $236,558/year to $247,600/year.

Amazon is a total compensation company. Dependent on the position offered, equity, sign-on payments, and other forms of compensation may be provided as part of a total compensation package, in addition to a full range of medical, financial, and/or other benefits. For more information, visit: https://www.aboutamazon.com/workplace/employee-benefits.

Amazon.com is an Equal Opportunity-Affirmative Action Employer - Minority / Female / Disability / Veteran / Gender Identity / Sexual Orientation.#0000