PMTS ASIC Digital Design IP ENGINEERING

Globalfoundries U.S. Inc.
Santa Clara, CA, United States
26 days ago
Apply on globalfoundries.wd1.myworkdayjobs.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Compensation
$167,000.0 - $275,000.0
Working hours
Regular working hours

Tech stack

Artificial Intelligence Computer Engineering Microarchitecture Software Debugging Logic Synthesis of Circuits Memory Management Electronic Design Automation Firmware CPU Design Multiprocessing Performance Tuning Reduced Instruction Set Computing
+7 more
Static Timing Analysis SystemVerilog Verilog Application Specific Integrated Circuits Computerised Systems Low Latency Physical Design

Job description

The PMTS Digital Design Engineer will lead the architecture implementation, microarchitecture development, and RTL design of high-performance processor cores and subsystem components. This role requires deep expertise in processor design, strong technical leadership, and the ability to drive complex SoC development programs from concept through silicon bring-up.

The candidate will work closely with architecture, verification, physical design, DFT, firmware, and software teams to deliver competitive processor products meeting performance, power, area, and schedule targets., Processor Microarchitecture & RTL Design

  • Develop and implement microarchitecture for CPU cores, cache subsystems, memory management units (MMU), interconnects, and system controllers.
  • Translate architectural specifications into high-quality RTL designs using Verilog/SystemVerilog.
  • Define and review detailed design specifications, block-level architectures, and implementation strategies.
  • Drive performance optimization, power reduction, and area-efficient design methodologies.
  • Analyze and resolve complex design trade-offs involving latency, throughput, and scalability.

Technical Leadership

  • Lead critical processor design initiatives across multiple functional blocks.
  • Mentor junior and senior engineers on microarchitecture, RTL coding practices, and design methodologies.
  • Conduct architecture, microarchitecture, and RTL design reviews.
  • Establish design guidelines and best practices across the organization.
  • Influence roadmap and technology decisions for future processor generations.

Cross-Functional Collaboration

  • Partner with architects to evaluate new features and enhancements.
  • Work closely with verification teams to define verification plans and close coverage.
  • Support synthesis, timing closure, low-power implementation, and physical design activities.
  • Collaborate with DFT teams to ensure manufacturability and testability.
  • Support silicon bring-up, debug, characterization, and production ramp activities.

Performance Analysis & Optimization

  • Conduct design performance analysis and bottleneck identification.
  • Drive microarchitectural enhancements to improve IPC, memory latency, and system efficiency.
  • Analyze workload behavior and benchmark performance.
  • Participate in power-performance-area (PPA) optimization efforts.

Other Responsibilities:

  • Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.

Requirements

  • Bachelor’s or master’s degree in electrical engineering, Computer Engineering, or related field.
  • 12+ years of experience in processor, CPU, DSP, or complex SoC digital design.
  • Deep understanding of processor microarchitecture, including:
  • Pipeline design
  • Cache architectures
  • Branch prediction
  • Memory hierarchy
  • MMU/TLB designs
  • Interrupt and exception handling
  • Coherency protocols
  • Expert-level RTL design experience using Verilog/SystemVerilog.
  • Strong understanding of synthesis, timing analysis, CDC, RDC, and low-power design techniques.
  • Experience with industry-standard EDA tools and design flows.
  • Strong debugging and problem-solving skills., * Experience with RISC-V, ARM, MIPS, ARC, or custom CPU architectures.
  • Knowledge of multi-core and heterogeneous computing systems.
  • Experience in AI/ML acceleration, vector processing, or advanced computing architectures.
  • Experience with performance modeling and architectural simulation.
  • Silicon bring-up and post-silicon debug experience.
  • Exposure to safety-critical designs (ISO 26262, DO-254) is a plus.

About the company

GlobalFoundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GlobalFoundries makes possible the technologies and systems that transform industries and give customers the power to shape their markets. For more information, visit www.gf.com., An offer with GlobalFoundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations.

GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on globalfoundries.wd1.myworkdayjobs.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

1:36 min

Accelerating time to market using virtual hardware platforms

Andrew Wafaa Andrew Wafaa · World Congress 2024

1:30 min

Arm architecture and growing compute requirements for machine learning

Andrew Wafaa Andrew Wafaa · World Congress 2025

2:19 min

Orchestrating over-the-air firmware updates for vehicle modules

Denis Grahovac · World Congress 2021

5:11 min

Aligning hardware development cycles with software evolution

Stephen Jones · Coffee With Developers

2:46 min

Architectural mismatch of enterprise design under high load

Ivan Sinitsin Ivan Sinitsin · Europe 2026 Virtual

2:20 min

Utilizing custom firmware for variable torque manipulation

Daniel Meilak Daniel Meilak +1 · World Congress 2026 Europe

Videos

See all

Related articles

See all