Job offer

Universidad Politécnica de Madrid
Madrid, Spain
8 days ago
Apply on euraxess.ec.europa.eu
Prepare application

Role details

Contract type
Temporary contract
Employment type
Part-time (≤ 32 hours)
Experience required
1 year minimum
Working hours
Regular working hours
Languages
English

Tech stack

Hardware Description Language SystemVerilog Information Technology

Requirements

Bachelor Degree or equivalent

Research Field Computer science

Education Level Bachelor Degree or equivalent

Skills/Qualifications

Students of a master degree on Electrical and Electronics Engineering, Telecommunication or similar. Specific Requirements

  • Simulación de circuitos con HDL, especialmente System Verilog
  • Arquitecturas digitales con RISCV
  • Conocimiento de herramientas: Cadence, QuestaSim, Verilator

Languages ENGLISH, Academic records at bachelor’s level.

  • Previous experience in the design of electronic circuits.
  • Level of compliance with the specific requirements. Additional comments

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on euraxess.ec.europa.eu
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

6:04 min

Modeling physical device capabilities into digital representations

Richard Bieck · LIVE

42 sec

Energy forecasts and resource demands of information technology

Marjolein Pordon · LIVE

2:14 min

Attracting international engineering talent with localized language flexibility

Coffee With Developers

2:46 min

Missing equipment retrieval processes for departing employees

Jasmin Azemović Jasmin Azemović · World Congress 2026 Europe

59 sec

State of the art in software verification

Onur Kasimlar Onur Kasimlar · World Congress 2025

4:27 min

Aligning enterprise workflows to support continuous software delivery

Katrin Lehmann Katrin Lehmann +1 · World Congress 2025

Videos

See all

Related articles

See all