Senior FPGA Engineer

Drw
London, UK
3 days ago
Apply on www.apply4u.co.uk
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
2 years minimum
Working hours
Regular working hours

Tech stack

Computer Engineering Software Debugging Logic Synthesis of Circuits Field-Programmable Gate Array (FPGA) Software Requirements Analysis Static Timing Analysis System on a Chip SystemVerilog TCP/IP Verilog Network Switches Fpga Hardware
+1 more
Low Latency

Job description

join one of our trading teams in Chicago, NYC, London or Amsterdam. While DRW has been leveraging FPGA technology for a number of years, you will have the opportunity to build FPGA applications for existing teams. We’re seeking a candidate that has a strong understanding of software and hardware interaction. This person will participate in the full development lifecycle, including system and block level testing, of low latency high throughput FPGA design.Responsibilities: Architect and implement new FPGA applications (synthesis, place & route, static timing analysis, documentation) from the ground upResearch and evaluate a variety of cutting-edge FPGA hardware and technologiesPropose creative solutions to overcome FPGA/hardware limitationsLiaise directly with software, trading and other design teamsConduct lab debugging and characterization of new hardwareComfortable doing production support and live debuggingResearching new techniques, tools and architecturesCandidate Requirements

Requirements

Bachelor’s degree or higher, Computer/Electrical Engineering with 3+ years of experience within the field; (Master’s degree or higher also counts for experience)Solid Hardware Engineering experience, especially with FPGAHighly autonomous with a can-do attitude able to lead an FPGA based project from system requirements to productionStrong capacity to quickly evaluate FPGA based project feasibility based on hardware limitationStrong skills in RTL logic design (Verilog) and verification; 2+ years of experience writing VerilogExperience in FPGA design flow including synthesis, place & route, static timing analysis is requiredExperience with the design of system-on-chip (SOC) architectures, memory & processor subsystems, networking, and peripheral interconnect is requiredKnowledge of the TCP/IP stackStrong working knowledge of either XILINX or ALTERA FPGA design flowExperience with functional verification utilizing high-level methodologies (e.g. System Verilog) is a plus.Excellent research and data gathering skillsFor more information about DRW’s processing activities and our use of job applicants’ data, please view our Privacy Notice at .#LI-SH1

About the company

DRW is a diversified trading firm with over 3 decades of experience bringing sophisticated technology and exceptional people together to operate in markets around the world. We value autonomy and the ability to quickly pivot to capture opportunities, so we operate using our own capital and trading at our own risk.Headquartered in Chicago with offices throughout the U.S., Canada, Europe, and Asia, we trade a variety of asset classes including Fixed Income, ETFs, Equities, FX, Commodities and Energy across all major global markets. We have also leveraged our expertise and technology to expand into three non-traditional strategies: real estate, venture capital and cryptoassets.We operate with respect, curiosity and open minds. The people who thrive here share our belief that it’s not just what we do that matters-it’s how we do it. DRW is a place of high expectations, integrity, innovation and a willingness to challenge consensus.We are currently seeking an Experienced FPGA Engineer to

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.apply4u.co.uk
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

5:02 min

Mapping distributed compute paradigms to modern vehicles

Joachim Werner · LIVE

5:48 min

Balancing delivery latency with stream reliability and scale

Phil Cluff · LIVE

4:18 min

Prioritizing communication and structural awareness over strict tool mastery

Liam Hurrel +1 · World Congress 2021

3:50 min

Queues in TCP stacks and continuous network connections

Clemens Vasters Clemens Vasters · World Congress 2022

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

3:37 min

Accessing API documentation and testing remote driving latency

Alexandru Ciinaru Alexandru Ciinaru +3 · World Congress 2025

Videos

See all

Related articles

See all