Senior Engineer Digital Functional Verification iv)
Ingenious Technologies AG
Dresden, Germany
16 days ago
Role details
Contract type
Permanent contract Employment type
Full-time (> 32 hours) Working hours
Regular working hours Languages
English, German Experience level
SeniorJob location
Dresden, Germany
Tech stack
Software Debugging
Firmware
Formal Verification
Specman
SystemVerilog
VHDL
Information Technology
Job description
- The technical lead of a diverse verification team
- Creation and definition of verification plans for corresponding projects and modules
- Developing the verification environment for the ICs using "Universal Verification Methodology" (UVM)
- Creation of test scenarios using SystemVerilog and Specman E and verification of behavior using a "Constrained Random" approach
- Development of assertions in SystemVerilog for formal verification
- Interact with other disciplines, such as Concept and Application Engineering, to define verification methodology and plan based on requirements
- Verification of complex integrated circuits and products to find design bugs and debug failures
Requirements
- Successfully completed a university degree in electrical engineering, computer science or a similar discipline
- At least 3 years of experience in Metric Driven Verification (digital and/or mixed-signal)
- Knowledge and experience with microcontroller based ICs, as well as security and safety requirements
- Very good know-how with UVM especially using SystemVerilog
- Knowledge of firmware and RTL design (VHDL)
- Experience with Cadence verification software
- Fluent English skills, German is a plus
About the company
Ingenious Technologies is a leading independent marketing technology provider. With the cloud-based Ingenious Enterprise platform, companies across all industries can aggregate, structure, enrich and analyse all marketing data collected. Thanks to real-time processing and a high level of automation, reliable data sets are available for clients to make agile marketing decisions.