PLL Design/ Integration Staff Engineer - Adaptive Computing Group

Advanced Micro Devices, Inc.
San Jose, CA, United States
21 days ago
Apply on diversityjobs.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Compensation
$166,400.0
Working hours
Regular working hours

Tech stack

Artificial Intelligence Logic Synthesis of Circuits Field-Programmable Gate Array (FPGA) SystemVerilog Vivado

Job description

We are seeking a highly motivated and experienced Staff Design Engineer to join our AECG Fabric team. In this role, you will lead and contribute to the design, integration, and characterization of Phase-Locked Loops (PLLs) for FPGA products across cutting-edge process nodes.

As an integral part of AMD’s Programmable Logic Group, our global Clock/PLL team is responsible for implementing programmable clocking solutions and methodologies across AMD’s expanding portfolio of Adaptive Embedded Computing products. Each new Adaptive SoC introduces a fresh set of programmable clock challenges, driven by evolving system and functional architectures, as well as the adoption of new semiconductor and packaging technologies. Our team collaborates closely with functional architecture, programmable fabric, integration, and software teams to design and deliver innovative clocking solutions - spanning new architectures, clock IPs, tools, and flows.

This position offers the opportunity to join a team of industry experts, where you will invent and implement original solutions to complex clocking challenges in some of the largest and most sophisticated SoCs in the industry., * Architect and integrate analog/mixed-signal PLL building blocks (VCOs, charge pumps, dividers, PFDs, Loop Filters), LDO, Phase Interpolator, High Speed Divider in to FPGA products across cutting-edge process nodes.

  • Lead the integration of different PLL topologies (e.g., integer-N, fractional-N, all-digital/ADPLL) to meet specifications for power, area, jitter, and frequency range at product level.
  • Address challenges in advanced node technologies, such as self-heating, electromigration, voltage-controlled oscillator (VCO) linearization and device-level noise optimization for Product level Jitter optimization
  • Supervise and verify layouts produced by PD engineers to ensure floor planning, matching, and parasitic minimization using advanced node technologies
  • Be responsible for PLL bring up in the lab, conducting performance characterization using state-of-the-art lab equipment
  • Conduct comprehensive system-level simulations and validation for PLL IP integration in FPGA environment using Vivado or similartools/flows., AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here.

Requirements

You bring a solid foundation in IC design and manufacturing, including experience with analog/digital IP integration (e.g., PLLs, LDOs, Phase Interpolators), chip design, silicon processes, and packaging technologies. A strong understanding of device physics, reliability, and silicon chip manufacturing is essential.

You have a passion for modern adaptive computing architectures and post-silicon validation and characterization. You thrive in collaborative environments, communicate effectively across teams, and bring strong analytical and problem-solving skills to every challenge. You are eager to learn, ready to take initiative, and excited by emerging technologies and innovation., * Experience designing fractional-N PLLs, All-Digital PLLs (ADPLL) and/or sub-sampling PLLs is a plus

  • Familiarity with fundamental analog building blocks such as LDOs, bias generators, and operational amplifiers
  • Background in digital design, digital verification, and SystemVerilog modeling
  • Knowledge of clock synthesis and recovery techniques, including PLLs, DLLs, and CDRs, * Preferably holds an advanced degree (MS) in electrical & electronics engineering; alternatively, a bachelor’s degree with several years of relevant industry experience is acceptable.

Benefits & conditions

$166,400.00/Yr.-$249,600.00/Yr.

About the company

At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them.

AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger - technology that moves the world forward.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on diversityjobs.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

3:46 min

Core terminology and audiences for interpretable artificial intelligence

Karol Przystalski · LIVE

5:11 min

Aligning hardware development cycles with software evolution

Stephen Jones · Coffee With Developers

3:21 min

Automating complete quality assurance pipelines with artificial intelligence

Evelyn Haslinger · LIVE

2:13 min

Shaping future physical logic gates with deep learning requirements

Paul Graham Paul Graham · LIVE

1:36 min

Accelerating time to market using virtual hardware platforms

Andrew Wafaa Andrew Wafaa · World Congress 2024

3:25 min

Evaluating the environmental costs and benefits of artificial intelligence

Marjolein Pordon · LIVE

Videos

See all

Related articles

See all