Mixed Signal Digital Design Lead

Broadcom
San Jose, CA, United States
about 1 month ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
8 years minimum
Compensation
$121,900.0 - $195,000.0
Working hours
Regular working hours
Job source

Tech stack

Analog Electronics Boolean Algebra Logic Synthesis of Circuits SystemVerilog Application Specific Integrated Circuits State Machines Physical Design

Job description

We are seeking a Digital Mixed-Signal Lead with a strong digital design and architecture background to lead the development of digital control infrastructures for advanced clocking sub-systems ( PLLs, FLLs, and DLLs ).

Core Responsibilities

  • Architecture & RTL: Own the architectural definition, RTL implementation, and system-level integration of the digital logic driving clocking IPs.
  • Logic Design: Design complex digital control loops, state machines for adaptive calibration, DVFS (dynamic voltage/frequency scaling) controllers, and fractional-N delta-sigma modulators.
  • Analog Interface: Serve as the primary bridge to Analog Circuit Designers. Translate analog specifications into robust digital architectures and define clean boundaries at the analog-digital interface.
  • Verification Partnership: Partner with Verification Teams to drive Mixed-Signal Verification (MSV) and Real Number Modeling (RNM) strategies for high-coverage loop simulations.
  • Physical Design Collaboration: Work with Physical Design Teams to co-optimize floorplanning and protect sensitive analog nodes from digital switching noise.
  • Sign-off Methodology: Enforce a rigorous full-chip CDC (Clock Domain Crossing) and RDC (Reset Domain Crossing) sign-off methodology for the clocking network.

Requirements

  • Education: Bachelors degree
  • Experience: 8+ years of professional digital ASIC design experience.
  • RTL Mastery: Deep expertise in writing robust, synthesizable SystemVerilog RTL
  • Process Nodes: Direct experience with advanced technology nodes, specifically N5, N3P, and beyond .
  • Track Record: Proven history of steering cross-functional execution from initial concept through to successful tapeouts.

Benefits & conditions

The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you’ll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company’s growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on dejobs.org

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

3:22 min

Solving equation combinations with constraint loops

Balkrishna Rawool Balkrishna Rawool · WWC 2024

4:18 min

Under the hood of coroutines with state machines

Mikhail Maslo · WWC 2023

5:59 min

Compiling routing logic into certified safety microcontrollers

Ulrich Wurstbauer +1 · LIVE

4:09 min

Leveraging CSS for complex system logic and state machines

Chris Heilmann +3 · LIVE

1:39 min

Speaker introduction and software engineering background

Daniel Raniz Raneland · LIVE

1:57 min

Introduction to state machines in conversational interfaces

Xavier Portilla Edo · LIVE

Videos

See all

Related articles

See all