R&D Digital Design Engineer

Broadcom
San Jose, CA, United States
4 days ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
5 years minimum
Compensation
$121,900.0 - $195,000.0
Working hours
Regular working hours

Tech stack

Cloud Computing Computer Engineering Microarchitecture Data Centers Software Debugging Logic Synthesis of Circuits Ethernet High-Level Architecture Multi-protocol Systems Python (Programming Language) Network Protocols Parsing
+6 more
Program Design Languages TCP/IP Network Switches Scripting Application Specific Integrated Circuits Information Technology

Job description

The core switch group (csg) at broadcom focused on developing high-performance ethernet switch silicon and software, primarily targeting hyperscale data centers, cloud providers, and enterprise networks. our group is recognized as an

industry leader in merchant silicon, enabling massive network bandwidth for ai infrastructure and cloud applications.

Our organization works on all levels of ASIC development, spanning high-level architecture to RTL design and verification and volume manufacturing. We are looking for a motivated and astute individual to join our team as a logic design engineer.as a logic design engineer you will use your knowledge of specifications, mathematics, and computation to write efficient and elegant rtl for implementing components of complex networking asics.

This role requires participation through the full program design lifecycle: developing micro-architecture specifications, RTL implementation, Unit verification, Timing convergence, ECO implementation, debug analysis and reviews.

Requirements

The ideal candidate should exhibit the following behavioral traits

  • Thoughtful and perceptive analytical ability.
  • A genuine curiosity for understanding the complete system.
  • Dedicated to creative problem solving.
  • ability to work independently and at various levels of abstraction.
  • Committed to getting things done and executing to plan, * B.S. in electrical engineering, computer engineering, computer science, or equivalent.
  • B.S. with 8 years of experience, or M.S with 5 years of experience in digital design on multiple networking ASICs.
  • 5+ years of experience in verilog based rtl design or verification, in deep submicron technologies.
  • Familiarity with Ethernet and other networking protocols., * Extensive experience with Ethernet, TCP/IP, MPLS, tunneling, and other networking protocols.
  • Extensive experience with packet processing architectures (packet parsing, acls, metering, policing, etc.)
  • Experience achieving timing closure on high performance ASICs in deep submicron technologies.
  • Experience with low power design techniques, power estimation methods, clock domain crossing techniques.
  • Experience with scripting languages, such as python or perl.

Benefits & conditions

The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you’ll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company’s growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.sanjosejobsite.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

5:02 min

Mapping distributed compute paradigms to modern vehicles

Joachim Werner · LIVE

2:56 min

Open-sourcing a complex parsing library for game data

Johan Hutting Johan Hutting · WWC 2024

4:52 min

Connecting namespaces with local virtual ethernet pairs

Oliver Seitz Oliver Seitz · WWC 2025

2:00 min

Pivoting to digital engineering and code reuse

Ulrich Irnich Ulrich Irnich · WWC 2023

3:50 min

Queues in TCP stacks and continuous network connections

Clemens Vasters Clemens Vasters · WWC 2022

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

Videos

See all

Related articles

See all