Design Engineer

Broadcom
Fort Collins, CO, United States
20 days ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Compensation
$60,200.0 - $96,300.0
Working hours
Regular working hours
Job source

Tech stack

Software Debugging Digital Electronics Electronic Design Automation Perl (Programming Language) Python (Programming Language) Routing Broadcom Static Timing Analysis Tcl (Programming Language) Linux Virtual Server Application Specific Integrated Circuits Vlsi Design
+2 more
Physical Verification Physical Design

Job description

Be part of the Custom Silicon Design Team within Broadcom’s ASIC Products Division in beautiful Fort Collins, Colorado. Join a world-class engineering group developing custom CMOS ASICs for cutting-edge AI, Cellular, Networking, Computing, and Storage products. This position offers the opportunity to work on high-performance SoC designs operating at speeds exceeding 1 GHz, from concept through production., This Design Engineering position focuses on the physical implementation of high-performance ASICs, providing hands-on experience with the latest 3 nm and smaller process nodes. The role offers exposure to advanced design methodologies and close collaboration with senior engineers across multiple disciplines to deliver industry-leading silicon solutions., * Contribute to the physical design implementation of large-scale ASICs (multi-hundred-million gate complexity).

  • Support key design activities including floorplanning, placement, clock tree synthesis, routing, timing closure, and physical verification (DRC/LVS).
  • Collaborate with cross-functional teams on block-level integration, timing analysis, and design signoff.
  • Utilize both commercial and in-house EDA tools for design, implementation, and verification.
  • Contribute to design flow improvements, automation, and deep sub-micron methodology development.
  • Assist in timing analysis, power planning, IR/EM checks, and post-route optimization.
  • Gain exposure to the complete ASIC design cycle - from RTL to GDSII and silicon bring-up.
  • Interface with customers and internal stakeholders to support technical discussions and design reviews.

Requirements

  • Solid understanding of VLSI design, CMOS logic, and digital circuit fundamentals.
  • Familiarity with ASIC physical design concepts such as placement, routing, and timing.
  • Strong analytical and debugging skills, with the ability to quickly learn new tools and flows.

Coding and Tool Proficiency

  • Proficiency in UNIX/Linux environments.
  • Working knowledge of TCL; familiarity with Python or Perl preferred.
  • Exposure to EDA tools such as Cadence Innovus, Synopsys ICC2, or PrimeTime is a plus.

Soft Skills

  • Excellent communication, collaboration, and problem-solving abilities.
  • Ability to work effectively with cross-functional and global teams.
  • Highly motivated, detail-oriented, and eager to learn in a fast-paced R&D environment.
  • Demonstrates strong engineering judgment, ownership, and accountability.

Education and Experience

  • Bachelor’s degree in Electrical or Electronics Engineering, or
  • Master’s degree in Electrical or Electronics Engineering.

Benefits & conditions

The annual base salary range for this position is $60,200 - $96,300.

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on dejobs.org

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

4:18 min

Prioritizing communication and structural awareness over strict tool mastery

Liam Hurrel +1 Ā· WWC 2021

54 sec

Overview of enterprise Java and generative AI

Timo Salm Timo Salm Ā· WWC 2025

2:04 min

Enhancing network privacy with routing fees and onion routing

Andreas M Antonopoulos Ā· LIVE

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 Ā· Coffee With Developers

1:05 min

Session overview and setup for building AI applications

Sandra Ahlgrimm Sandra Ahlgrimm +1 Ā· WWC 2024

1:51 min

Overview of the three Google Maps routing applications

GermÔn Álvarez · LIVE

Videos

See all

Related articles

See all