Senior FPGA Engineer - Systems Team

Riverlane
Cambridge, UK
25 days ago
Apply on www.adzuna.co.uk
Prepare application

Role details

Contract type
Permanent contract
Employment type
Part-time / full-time
Experience level
Expert
Experience required
4 years minimum
Compensation
£70,000.0 - £108,000.0
Working hours
Regular working hours

Tech stack

Systems Engineering C++ (Programming Language) Data Transmissions Software Debugging Desktop Computing Ethernet Field-Programmable Gate Array (FPGA) Python (Programming Language) SystemVerilog VHSIC Hardware Description Language (VHDL) Software Troubleshooting

Job description

Systems Engineering bridges the gap between Riverlane and its customers. They act as the primary technical interface for our customers’ engineers to guide them through product integration and help with troubleshooting complex quantum systems. They are key to securing design wins and driving product development.

As an FPGA Engineer, you will configure our Deltaflow Hardware to connect Quantum Computers to provide low-latency, high throughput systems that perform complex operations in a predictable and guaranteed way. You will use your knowledge and expertise to adapt the hardware to an ever-changing quantum control system to support scientists that are running quantum experiments.

This is a fantastic opportunity to join Riverlane’s team, that is developing the world’s most advanced quantum error correcting algorithms. The Riverlane team is a mix of mathematicians, physicists and engineers, working together on a range of exciting and cutting-edge projects.

What you will do:

Technical pre-Sales:

  • Host Technical Workshops on Riverlane’s QEC Interface
  • Evaluate Customers Control System and Data Communication requirements.

Integration On-Site: End-to-End System Deployment:

  • Writing RTL to adapt to customers control systems and ensure data packets are received correctly.
  • Work with Riverlane’s Quantum Application Team to design experiments to test the system.
  • Benchmark and discover hardware latency limitations.

Troubleshooting and Debugging: Managing Customer Issues:

  • Report issues and help replicate the setup with the QA team in Riverlane.
  • Writing script to debug and trace faults
  • Update verification environment and the test vectors based on data gathered from the experiments that were conducted.

Customer Advocacy: Voice of the Customer to Riverlane Product Team:

  • Highlight the success, issues and trends on customer’s Quantum Systems
  • Feedback key features that will be needed to win current and next generation products

Requirements

The salary range for this role is broad, as we are able to consider varying levels of experience. Any offer made will carefully take into account level of experience (including relevant industry experience), transferable relevant skills and previous relevant achievements., * Experience with state-of-the-art FPGA platforms (e.g. AMD/Xilinx MPSoCs/RFSoCs, Altera Stratix 7 or Stratix 10)

  • Experience in writing SystemVerilog or VHDL
  • Proven professional experience in at least one of the following areas:
  • Implementation of modern classical decoders on FPGA e.g. LDPC, turbo-codes;
  • Implementation of Ethernet and High-Speed Protocols
  • Implementation of customs protocols and standards.
  • Proven capability to test, debug and improve UVM Verification Environment.
  • Good knowledge of Python and C++
  • Ability to convert product requirements into technical specifications to document and share your work
  • A curious nature and a passion for learning and continuous improvement
  • Excellent communication skills, with the ability to work both independently and collaboratively as part of a team

Typically, our Senior FPGA Engineers have around 4-8 years of relevant experience, though this can vary by background.

Even better if you have:

  • Experience of working on scientific instrumentation
  • PhD in a relevant subject
  • Good knowledge of quantum mechanics.

Benefits & conditions

  • A comprehensive benefits package that includes an annual bonus plan, private medical insurance, life insurance, and a contributory pension scheme
  • Equity, so that our team can share in the long-term success of Riverlane
  • 28 days annual leave, plus bank holidays and enhanced family leave
  • A diverse work environment that brings together experts in many fields (including software and hardware development, quantum information theory, physics and maths) and over 20 different nationalities
  • A learning environment that encourages individual, team and company growth and development, including a regular programme of learning events and training and conference budgets

About the company

Riverlane’s mission is to master quantum error correction (QEC) and unlock a new age of human progress. From advances in material and climate science, to complex chemistry simulation for new drug design, quantum computers will help humanity solve some of its most important challenges. But without QEC, the industry’s defining technical challenge, such breakthroughs can never be achieved. Riverlane is the world leader in QEC technology. QEC is a complex problem that requires a range of skills, talent and passion.

Having raised more than $125M in funding to date to accelerate our cutting-edge R&D in quantum error correction (QEC), Riverlane partners with many of the world’s leading quantum hardware providers and government agencies to make fault-tolerant quantum computing a reality. We’re making remarkable progress and growing fast.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.adzuna.co.uk
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

43 sec

Software engineering journey and local Manchester roots

Jonathan Tang · Coffee With Developers

6:31 min

MS-DOS era and the rise of desktop computing standardization

Joel Spolsky · World Congress 2023

4:52 min

Connecting namespaces with local virtual ethernet pairs

Oliver Seitz Oliver Seitz · World Congress 2025

4:18 min

Prioritizing communication and structural awareness over strict tool mastery

Liam Hurrel +1 · World Congress 2021

56 sec

Taking the leap into desktop and mobile applications

Brian Morrison · Coffee With Developers

2:12 min

Implementing automotive ethernet and connected remote vehicle telemetry applications

David Romić · World Congress 2023

Videos

See all

Related articles

See all