Sr. Digital ASIC Design Engineer (TERADYNE, Agoura Hills, CA)

Teradyne Inc.
Agoura Hills, CA, United States
1 day ago
Apply on jobs.teradyne.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
8 years minimum
Compensation
$154,900.0 - $247,800.0
Working hours
Regular working hours

Tech stack

Software Debugging Logic Synthesis of Circuits Python (Programming Language) Static Timing Analysis Tcl (Programming Language) Verilog Linux Virtual Server Application Specific Integrated Circuits State Machines Physical Design

Job description

Teradyne’s Digital ASIC Group is seeking a Senior ASIC Digital Design Engineer to help develop complex mixed-signal ASICs for next-generation semiconductor test systems. Working closely with architects, analog designers, verification engineers, and physical design teams, you will drive digital design activities from architecture definition through silicon bring-up. This role offers the opportunity to own critical ASIC subsystems, influence technical direction, and contribute to cutting-edge products in a highly collaborative environment.

Requirements

  • BSEE required; MSEE or PhD desired.
  • 8+ years of ASIC or digital design experience with strong expertise in Verilog[DEL: :DEL] RTL development.
  • Proven experience designing complex digital blocks including state machines, FIFOs, high-speed datapaths, arbitration logic and DFT-friendly architectures.
  • Strong knowledge of RTL to Netlist ASIC development flows including synthesis, static timing analysis (STA), clock domain crossing (CDC), and timing closure.
  • Experience integrating third-party and custom IP into large-scale SoCs or mixed-signal ASICs.
  • Experience performing Block level P&R of high-speed digital blocks and interfaces to analog IP
  • Experience with EM/IR analysis
  • Experience with DRC/LVS signoff
  • Proficiency with scripting and automation using Python, Tcl, Make, or similar languages.
  • Experience supporting verification, silicon bring-up, debugging, and root-cause analysis.
  • Strong collaboration, communication, and problem-solving skills with the ability to mentor junior engineers and drive technical excellence across cross-functional teams.

Benefits & conditions

Compensation: The base salary range for this role is $154,900 - $247,800. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.

About the company

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne’s test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne companies deliver manufacturing automation across industries and applications around the world!

We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.

Our Purpose

At Teradyne, we develop advanced semiconductor test and automation solutions that enable the next generation of electronic technologies. Our Silicon Technology Engineering (STE) organization designs high-performance ASICs that power industry-leading semiconductor test systems used by the world’s leading chip manufacturers. We foster a culture of innovation, collaboration, and continuous learning where engineers solve complex technical challenges that directly influence the future of technology.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on jobs.teradyne.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

4:59 min

Recognizing the difference between built functionality and useful solutions

Aminata Sidibe Aminata Sidibe · Europe 2026 Virtual

4:18 min

Under the hood of coroutines with state machines

Mikhail Maslo · World Congress 2023

1:19 min

Advancing autonomous driving capabilities with specialized software talent

Katrin Lehmann Katrin Lehmann +1 · Coffee With Developers

2:03 min

Designing physical office spaces for enhanced collaboration setups

Oliver Winzenried +4 · World Congress 2023

4:09 min

Leveraging CSS for complex system logic and state machines

Chris Heilmann +3 · LIVE

Videos

See all

Related articles

See all