Staff Memory Design Engineer, HBM

Micron Technology, Inc.
Richardson, TX, United States
2 days ago
Apply on dejobs.org
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
6 years minimum
Working hours
Regular working hours
Job source

Tech stack

Artificial Intelligence Analog Electronics Very-Large-Scale Integration Transistor Dynamic Random-Access Memory Systems Development Life Cycle Cadence Virtuoso Verilog

Job description

The Staff Design Engineer is responsible for designing, simulating, and optimizing DRAM circuits while supporting the development of digital and analog circuitry used in advanced memory products. This role collaborates globally across design, verification, product engineering, test, probe, process integration, assembly, and marketing to ensure manufacturable, high-quality, cost-optimized solutions. The position drives innovation in future memory generations and contributes to silicon-to-system development in a dynamic engineering environment., * Design digital, analog, and memory core circuits using CMOS logic and transistors, implementing device specifications from concept to solution.

  • Utilize AI-Enabled tools to assist with schematic editing, data collection and layout floorplan.
  • Create optimized floorplans for circuit placement, routing, power delivery, sense margins, array timing, and die size, including layout leadership.
  • Conduct circuit simulations using FINESIM, HSPICE, and VERILOG; analyze power, performance, reliability, and parasitic impacts.
  • Validate builds through reticle experiments, tape-out revisions, and simulation-to-silicon correlation, identifying required schematic edits.
  • Prepare and maintain design documentation while contributing to best-known practices and departmental training.
  • Collaborate with global build, verification, product engineering, test, probe, process integration, assembly, and marketing teams to ensure manufacturability and quality.
  • Manage layout and develop resources, track project tasks, and serve as the point of contact for design, layout, verification, and test issues.
  • Prepare project status reports and lead design reviews to communicate progress and technical decisions.

Requirements

  • Coursework in CMOS Circuit Design, VLSI, and Analog Circuit Design, with understanding of device reliability and circuit floor planning.
  • Proficiency with Cadence Virtuoso, and experience simulating with FINESIM, HSPICE, and VERILOG.
  • Strong analytical and problem-solving skills with proven significant technical contributions and a record of innovation.
  • Expertise in DRAM subsystem architecture, specification, operation, or design, including cross-department technical leadership experience.
  • Ability to proactively collaborate across multiple engineering organizations to optimize manufacturing quality, cost, reliability, and time-to-market.

Preferred Qualifications

  • Self-motivated with strong problem-solving abilities and a drive to discover new solutions.
  • Deep knowledge of industry-specific technologies and competitive trends.
  • Excellent communication and interpersonal skills for cross-functional collaboration.
  • BS or MS in Electrical Engineering or related field plus 6 years of experience in DRAM design, product, or system.

About the company

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on dejobs.org
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:20 min

Exponential growth in microchip transistor density

Andreas Kaldun Andreas Kaldun · World Congress 2023

1:30 min

Refactoring a legacy monolith inside semiconductor manufacturing hardware

Hendrik Lösch Hendrik Lösch · World Congress 2024

1:47 min

Transistor structures and nuclear magnetic resonance technology

Alex Waldherr Alex Waldherr · World Congress 2024

2:08 min

Resolving external inputs and linear memory instantiation processes

Gaurav Gahlot Gaurav Gahlot · World Congress 2026 Europe

2:22 min

Leveraging unique cultural backgrounds in engineering design

Ixchel Ruiz · LIVE

5:12 min

Addressing the power scaling breakdown in transistor density

Stephen Jones · Coffee With Developers

Videos

See all

Related articles

See all