Sr. Digital Design Engineer, HBM
Micron Technology, Inc.
Richardson, TX, United States
3 months ago
- Discuss this with your agent
- Open in Claude
- Open in ChatGPT
Role details
Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Working hours
Regular working hours
Job source
Tech stack
Computer Engineering
Software Debugging
Digital Electronics
Logic Synthesis of Circuits
Field-Programmable Gate Array (FPGA)
Static Timing Analysis
SystemVerilog
Job description
- Translate system-level and architectural requirements into scalable, reusable RTL builds, evaluating tradeoffs in performance, power, area, and complexity.
- Develop high-quality SystemVerilog RTL that is synthesizable, timing-aware, power-efficient, and aligned with lint, CDC, RDC, and low-power rules.
- Take responsibility for block-level and subsystem integration, address cross-block dependencies, and assist with synthesis, static timing analysis, and engineering change order cycles.
- Partner with Build Verification to define verification strategies, review assertions and coverage, and analyze corner-case behaviors.
- Debug complex functional, performance, and power issues across simulation, emulation or prototyping, and post-silicon bring-up, performing root-cause analysis and driving fixes.
- Ensure RTL builds meet HBM protocol, timing, performance, latency, bandwidth, power, and area requirements while closing lint, CDC/RDC, and UPF checks.
- Identify build risks early, propose mitigation approaches, and drive resolution across RTL, verification, and methodology.
Requirements
- Bachelor’s degree or Master’s degree or equivalent experience in Electrical Engineering, Computer Engineering, or a related field, or equivalent practical experience.
- Proven track record in digital circuit builds with significant work in memory or high-speed interface designs.
- Strong expertise in SystemVerilog RTL development, HBM or DDR memory architectures, CDC strategies, low-power development, and timing-aware RTL development.
- Knowledge of static timing analysis concepts and proven experience delivering complex builds to silicon.
- Background working with HBM, DDR, or other high-performance memory subsystems., * Direct experience with HBM2, HBM2E, HBM3, or later architectures.
- Experience with FPGA or emulation-based pre-silicon validation platforms.
- Strong debugging skills across RTL, gate-level simulations, and silicon.
Benefits & conditions
Health insurance, Paid time off, Vision insurance, Dental insurance, Family leave, Paid holidays
About the company
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Apply for this position
This job is hosted externally. Click below to view the full posting and apply.
Apply on indeed.comGood distractions
Talks and stories from around this role — technically off-topic, practically not.
Moments
Explore playlistsVideos
See allRelated articles
See all
JF
Jonas Fritzsch
almost 5 years ago
LM
Luis Minvielle
Top 6 Hackathons for Developers in 2023
about 3 years ago
MH
Michael Hunger
Everything a Developer Needs to Know About MCP with Neo4j
about 1 year ago
LM
Luis Minvielle
What’s the Difference between a Junior, Mid, and Senior Developer?
about 3 years ago
DD
Dilek Demir
Data Science & more: The Lopez dilemma
almost 6 years ago
LM
Luis Minvielle
9 Ways to Make Money Hacking
about 2 years ago